An Introduction to the hardware of your PC Know your tools! We need to understand what the computer does before we can write fast programs

Understanding hardware is important

Steps in executing a program

- We write our code in a high-level language
- The compiler translates the program to machine language
- The computer executes the machine language program

We want to write a fast program

- Need to understand hardware limitations
- Need to understand what the compiler does

This week

- Introduction to main hardware components
- Understanding the limitations







Types of CPUs

- CISC (complex instruction set)
- RISC (reduced instruction set)
- post-RISC (superscalar)
- EPIC (explicitly parallel instruction set)
- Vector
- GPUs

CISC CPUs Complex instruction set Many high-level instructions (example: sin-cos-instruction) Take many cycles to execute High clock rate does not tell everything Examples Intel IA-32/EM64T AMD x86_64 Advantage High level instructions makes assembly language programming easy Disadvantage Very complex CPU for high level instructions

RISC CPUs

- Reduced instruction set
 - Only low level instructions
 - E.g. load from memory into register, add values in registers, ...
 - But very fast execution speed (few cycles per instruction)
 - Many registers in the CPU

Example:

- IBM Power and PowerPC
 - ◆ E.g. IBM BlueGene/P JUGENE: PowerPC 450 850 MHz

Advantages

- fast and can be pipelined
- Small and use little power
- Disadvantage
 - More machine language instructions needed



EPIC and Intel IA-64 Explicitly Parallel Instruction set E.g. Intel Itanium (IA-64) The machine language can specify which instructions can run simultaneously CPU simplified since no automatic detection of independent instructions Compilers get harder to write

GPUs General-purpose GPUs offer immense floating point performance Performance gain often >10x in actual application Example: NVIDIA Tesla C870 128 cores over 500 GFlop/s (fastest Xeon: 107 GFlop/s) SIMD (Single Instruction Multiple Data) programming style Harder to program Many cores Inhomogeneous and small memory Transfer between CPU and GPU is expensive Programming environments: CUDA, OpenCL

RISC, CISC and GPUs in modern supercomputers

AMD x86_64	49	9.80 %	6793114	8991896	981621	
Intel EM64T	401	80.20 %	19276748	31534715	2664464	
Intel IA-64	5	1.00 %	269498	317132	50416	
Sparc	2	0.40 %	139110	152247	15104	top500.0
NEC	1	0.20 %	122400	131072	1280	ton500 c
Power	42	8.40 %	5833813	7343434	1418576	Source
Processor Family	Count	Share %	Rmax Sum (GF)	Rpeak Sum (GF)	Processor Sum	

#	Name	CPU type	Vendor
1	Jaguar	Opteron	Cray
2	Nebulae	Xeon + Tesla	Dawning
3	Roadrunner	Opteron + Cell	IBM
4	Kraken	Opteron	Cray
5	Jugene	PowerPC	IBM



Example of a pipeline

 Consecutive iterations are independent and can be executed in parallel after unrolling

```
for (int i=0; i <102400; i+=4){
    a[i]=b[i]+c[i];
    a[i+1]=b[i+1]+c[i+1];
    a[i+2]=b[i+2]+c[i+2];
    a[i+3]=b[i+3]+c[i+3];
}</pre>
```

Branch prediction





Summary of CPUs Several types of architectures CISC, RISC, GPUs Differences are disappearing: All modern CPUs are superscalar. They have SIMD units (e.g. SSE). They may internally convert instructions from CISC to RISC. Hybrid systems (CPU+GPU) will very likely be the future of high performance computing We have very fast CPUs, but the rest of the system cannot keep up with the speed

Moore's law

- "The number of transistors on a chip doubles every 18 months"
 - More transistors means smaller transistors
 - Smaller transistors => shorter distances => faster signals
 - Smaller transitors => fewer charges => faster switching
 - Thus also the CPU speed increases exponentially
- Has worked for the past 30 years!
- How long will it continue?
 - Current prototype chips at 10 GHz
 - Insulating layers only 4 atoms thick!
 - Can we still reduce the size??
 - Moore's law will probably stop working in the next decade
 - Software optimization will become more important









Memory (RAM)

- SRAM (static random access memory)
 - Very fast access but very expensive
 - Data stored in state of transistors (flip-flop)
 - Data stays as long as there is power

DRAM (dynamic random access memory)

- Much cheaper then SRAM but slower
- Data stored in tiny capacitor which discharge slowly
- Capacitors need to be recharged regularly (hence dynamic)
- SDRAM (synchronous dynamic random access memory)
 - Variant of DRAM, with a clock synchronized with caches,
 - allows faster reading of successive data

Faster RAM technologies

- DDR RAM (double data rate)
 - Can send data twice per clock cycle
 - Send data on rising and falling edge of clock signal

DRDRAM (Rambus DRAM)

- Adds fast logic to RAM chips to allow faster data exchange between CPU and memory
- For more information see <u>http://rambus.org</u>
- Market share negligible

Interleaved memory systems

- Use more than one bank of memory chips
- Used in vector machines and most 64-bit systems
- Can read simultaneously from each bank
 - increases bandwidth
 - Does not change latency (access time)



Improving memory speed by using caches

	Cycles	Normalised
L1 cache	2	1
L2 cache	15	7.5
L <mark>3 c</mark> ache	75	37.5
Other L1/L2	130	65
Memory	~300	~15 0
1-hop remote L3	190	95
2-hop remote L3	260	130

AMD "Barcelona" @ 2GHz





Exercises about caches

Exercise 1:

 Write a program to measure the number and size of caches in your machine

- Exercise 2 (bonus):
 - Write a program to determine the type of associativity of your L1cache. Is it
 - Direct mapped?
 - *n*-way associative?
 - Fully associative?

Virtual memory: memory is actually even slower

- What if more than one program runs on a machine?
- What if we need more memory than we have RAM?
- Solution 1: virtual memory
 - Programs run in a "logical" address space
 - Hardware maps "logical" to "physical" address
- Solution 2: swap space
 - Some physical memory may be on a hard disk
 - If accessed it is first read from disk into memory
 - This is even slower!



TLB/Page sizes

Architecture	TLB Size	Page Size	TLB Coverage
VAX	64-256	512B	32-128kB
ia32 / x86 (typical)	32-32+64	4kB+4MB	128-128+256kB
MIPS	96-128	4kB-16MB	384kB
SPARC	64	8kB-4MB	512kB
Alpha	32-128+128	8kB-4MB	256kB
RS/6000	32+128	4kB	128+512kB
Power4/G5	128	4kB+16MB	512kB
PA-8000	96+96	4kB-64MB	
Itanium	64+96	4kB-4GB	
N 1 1	1.1		

Not grown much in 20 years!

